We have AES code which will implement AES Algorithm and we have vexrisc.v file in Verilog which wil?

We have AES code which will implement AES Algorithm and we have vexrisc.v file in Verilog which will implement RISC V Architecture.so we have to implement aes code on vexrisc which will implement risc v architecture. can any one plz tell how to do?